

**Description** 

pin counts.

The GEN-1132-5 is a high-

performance multi-purpose Interface

register, allowing consistent extraction

of the counter value with low interface

IC. It contains a digital input filter

connected to a resettable 32-bit

up/down counter and PISO shift

## **GEN-1132-5**

# Counter/Shift Register Interface IC

V2.0-180105

## **Features**

- Digital Input Filter
- 32 bit Up/Down counter
- 32 bit PISO Shift Register
- Zero Reference mark support
- Counter Inhibit
- Tristate bus output
- High Performance Maximum input speed of 30MHz
- 5V or 3.3V I/O Capability
- Samples are available

Package: 44 Pin PLCC

Operating Temperature Range: -20°C to 85°C

### **Parameters:**

Parameter	Min	Max	Units
V <sub>CCINT</sub> Supply voltage for internal logic	4.75	5.25	V
V <sub>CCIO</sub> Supply voltage for output drivers	4.75	5.25	V
	3.0	3.6	
Low level input voltage	0	0.8	V
High level input voltage	2.0	V <sub>CCINT</sub> +0.5	V
Output Voltage	0	V <sub>CCIO</sub>	V

Parameter	Test Conditions	Min	Max	Units
Output high voltage for 5V	I= -4.0mA V <sub>CC</sub> = Min	2.4		V
outputs				
Output high voltage for 3.3V	$I=-3.2$ mA $V_{CC}=$ Min	2.4		V
outputs				
Output low voltage for 5V	I= 24mA V <sub>CC</sub> = Min		0.5	V
outputs				
Output low voltage for 3.3V	I= 10mA V <sub>CC</sub> = Min		0.4	V
outputs				
Input leakage current	V <sub>CC</sub> = Max		±10	μΑ
	$V_{IN}$ = GND or $V_{CC}$			
I/O high-Z leakage current	V <sub>CC</sub> = Max		±10	μΑ
	$V_{IN}$ = GND or $V_{CC}$			
I/O capacitance	V <sub>IN</sub> = GND f= 1.0MHz		10	рF

# **Important Notice**


genapta decoders are not recommended for use in safety critical applications. eg: Life support systems, critical care medical equipment, ABS braking systems and power steering. Please contact us for clarification if required

# Pin Assignments\*

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	input sing edge
7 I Z <sub>RST</sub> Zero reset. Rising edge turns Z <sub>DATA</sub> low asynchronous with respect to any other signal.  9 O Z <sub>DATA</sub> Zero data. Initially low, will go high on rison of Z <sub>IN</sub> , and remain high until a rising edge turns Z <sub>DATA</sub> low.  10 - GND GND  11 O CNT <sub>DATA</sub> Count Data. Output from Shift Register  12 - V <sub>CCINT</sub> +5V	input sing edge
asynchronous with respect to any other signal.  9 O Z <sub>DATA</sub> Zero data. Initially low, will go high on ris of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> and remain high until a rising edgen of Z <sub>IN</sub>	input sing edge
signal.  9 O Z <sub>DATA</sub> Zero data. Initially low, will go high on rison of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and z <sub>IN</sub>	sing edge
9 O Z <sub>DATA</sub> Zero data. Initially low, will go high on rison of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and remain high until a rising edgen of Z <sub>IN</sub> , and z <sub></sub>	
of Z <sub>IN</sub> , and remain high until a rising edge 10 - GND GND  11 O CNT <sub>DATA</sub> Count Data. Output from Shift Register +5V	
10-GNDGND11OCNTDATACount Data. Output from Shift Register21-VCCINT+5V	e on Z <sub>RST.</sub>
11 O CNT <sub>DATA</sub> Count Data. Output from Shift Register 21 - V <sub>CCINT</sub> +5V	
21 - V <sub>CCINT</sub> +5V	
30111	
23   _   GND   GND	
31 - GND GND	
<b>32</b> - V <sub>CCIO</sub> +5V/+3.3V - I/O Voltage	
35   A   Count up. A rising edge on A increment	s the
counter by 1.	
36 O CNT <sub>UP</sub> Count up. Internally connected to pin 35	i, to
maintain GEN-1130 compatibility.	
37   B   Count down. A rising edge on B decrem	ents the
counter by 1.	
38   I   FREEZE   Inhibit any counter value change when I	nigh.
Normal operation when low.	
Zero/Reference mark input. Reset interr	•
39 I $Z_{IN}$ (RST)   counter to 0. Sets $Z_{DATA}$ . $Z_{IN}$ is asynchro	nous with
respect to any other input signal.	
Chip Select, when high, CNT <sub>DATA</sub> , CNT <sub>L</sub>	
40 I CS CNT <sub>DOWN</sub> and Z <sub>DATA</sub> are undriven (tristate	, .
low, the pins drive their respective value	<del>)</del> S
41 - V <sub>CCINT</sub> +5V	
43 O CNT <sub>DOWN</sub> Count down. Internally connected to pin maintain GEN-1130 compatibility.	27 1-

<sup>\*</sup>All other package pins should be tied to GND to ensure correct operation.

# **Functional Block Diagram:**



# **Component Description**

#### Counter

This consists of a 32 bit binary up/down counter which counts on rising edges of the A and B inputs.

When FREEZE is high, the counter's value will not change.

The counter can be cleared to 0 asynchronously by a rising edge on  $Z_{IN}$ .

## **Shift Register**

Data is latched into the shift register on a rising edge of CLK<sub>SR</sub> while PL<sub>SR</sub> is held high. All 32 bits of data are transferred simultaneously.

The LSB of the counter's value is then available immediately on  $CNT_{DATA}$ . On each further rising edge of  $CLK_{SR}$  (with  $PL_{SR}$  low) the next highest bit of the counter's value is latched to  $CNT_{DATA}$ .

After 29 CLK<sub>SR</sub> rising edges, further CLK<sub>SR</sub> rising edges will latch 0 to CNT<sub>DATA</sub>.

At any point if PL<sub>SR</sub> is held high for one rising edge of CLK<sub>SR</sub> then a new count value will be latched into the shift register.

### **Zero/ Reference Mark**

A rising edge on  $Z_{IN}$  will:

- Set the counter to have value 0
- Latch Z<sub>DATA</sub> high.

 $Z_{\text{DATA}}$  will then remain high until a rising edge occurs on  $Z_{\text{RESET}}$ , which will latch  $Z_{\text{DATA}}$  low again.

If a rising edge occurs on  $Z_{\text{IN}}$ , while  $Z_{\text{RESET}}$  is high, then  $Z_{\text{DATA}}$  will still become latched high.

 $Z_{\text{IN}}$  and  $Z_{\text{RESET}}$  are asynchronous input signals.

## **Tristate Output**

All chip outputs are tristate-capable, to permit easy connection to a bus. When CS is high, all outputs become undriven. When CS is low, outputs drive their respective values.